AD9257 8-channel, 14-bit, 40 MSPS/65 MSPS, serial LVDS, 1.8 V ADC
The AD9257 is an 8-channel, 14-bit, 40 MSPS/65 MSPS analog-to-digital converter (ADC) with built-in on-chip sample-hold circuitry designed for low cost, low power consumption, small size, and ease of use. With a slew rate of up to 65 MSPS, it offers outstanding dynamic performance and low power consumption, making it ideal for applications in small package sizes.
The ADC requires a single 1.8 V supply and an LVPECL/CMOS/LVDS compatible sample rate clock signal to maximize its performance. For most applications, there is no need for an external reference or driver piece.
To obtain the appropriate LVDS serial data rate, the ADC automatically multiplies the sample rate clock. It provides a data clock output (DCO) to capture data at the output and a frame clock output (FCO) to send a new output byte signal. It also supports each channel to enter the power-saving state separately; Typical power consumption is less than 2 mW when all channels are disabled.
The ADC has a variety of built-in features that allow for optimal device flexibility and minimal system cost, such as programmable clock and data alignment, generation of programmable digital test codes, and more. Available digital test codes include built-in fixed and pseudo-random codes, as well as user-defined test codes entered via the Serial Port Interface (SPI).
The AD9257 is available in a RoHS-compliant 64-pin LFCSP package and is rated for an industrial temperature range of -40°C to +85°C. The product is protected by a U.S. patent.
apply
- 医疗成像和无创超声
- 便携式超声和数字波束形成系统
- 正交无线电接收机
- 分集无线电接收机
- 光纤网络
- 测试设备
Product Focus
- 小尺寸。一个小型封装中集成8个ADC，节省空间。
- 低功耗：每通道55 mW (65 MSPS)，功率选项可调整。
- 易于使用：数据时钟输出(DCO)的工作频率高达455 MHz，支持双倍数据速率(DDR)操作。
- 使用灵活：SPI控制提供丰富灵活的特性，可满足各种特定系统的需求。
- 与AD9637（12位8通道ADC）引脚兼容。