The AD9508 provides clock fan-out capability and is designed for low jitter for optimal system performance. The device meets the phase noise and low jitter requirements required for applications such as data converter clocks to optimize performance for these applications.
1.65 GHz) and 1.8V CMOS (250 MHz). In 1.8V CMOS output mode, the differential outputs are converted to two CMOS single-ended signals. The CMOS output is always at a logic level of 1.8 V, regardless of the supply voltage change.
Each output has a programmable crossover that can be bypassed or set to an integer crossover ratio of up to 1024. In addition, the AD9508 supports coarse adjustment of output phases between outputs.
When powered up, the device can also be pin-programmed in a variety of fixed configurations, eliminating the need for SPI or I2C programming.
The AD9508 is available in a 24-pin LFCSP package and can be operated from a single 3.3 V supply or a 2.5 V supply. The temperature range is -40 °C to +85 °C.
apply
-
低抖动、低相位噪声时钟分配
-
为高速ADC、DAC、DDS、DDC、DUC、MxFE提供时钟
-
高性能无线收发器
-
高性能仪器仪表
-
宽带基础设施