AD9648BCPZ-125

• Product Introduction

AD9648BCPZ-125 14-bit, 125 MSPS/105 MSPS, 1.8 V dual-channel analog-to-digital converter 

The AD9648 is a single-chip, dual-channel, 14-bit, 105/125 MSPS analog-to-digital converter (ADC) that operates from a 1.8 V supply and has a built-in high-performance sample-hold circuit and an on-chip voltage reference. It features a multi-stage differential pipeline architecture with built-in output error correction logic that provides 14-bit accuracy at 125 MSPS data rates and ensures code loss over the entire operating temperature range.

The ADC has a variety of built-in features that allow for optimal device flexibility and minimal system cost, such as programmable clock and data alignment, generation of programmable digital test codes, and more. Available digital test codes include built-in fixed and pseudo-random codes, as well as user-defined test codes entered via the Serial Port Interface (SPI).

A differential clock input is used to control all internal conversion cycles. An optional duty cycle stabilizer (DCS) is used to compensate for large clock duty cycle fluctuations while maintaining excellent overall ADC performance.

The digital output data format is offset binary, gray code, or binary complement. Each ADC channel has a data output clock (DCO) to ensure that the receive logic has the correct latching timing. Supports 1.8 V CMOS or LVDS output logic levels. The output data can also be multiplexed to an output bus.

The AD9648 is available in a 64-pin LFCSP package, is RoHS compliant, and is rated for an industrial temperature range of −40°C to +85°C. The product is protected by a U.S. patent.

apply  

• 通信
• 分集无线电系统
• 多模式数字接收机GSM, EDGE, W-CDMA, LTE,
  CDMA2000, WiMAX, TD-SCDMA
• I/Q解调系统
• 智能天线系统
• 宽带数据应用
• 电池供电仪表
• 手持式示波器
• 便携式医疗成像
• 超声
• 雷达/LIDAR