KMSC8126MP8000Quad-core16 bitsDSPandEthernet，TCOPandVCOP
MSC8126 is a heightintegrationThe system's single-chip combination combines four StarCore SC140 expansion cores with RS-232 serial interfaces, four time division multiplexing (TDM) serial interfaces, 32 general-purpose timers, and a flexible systemInterface Unit (SIU), an Ethernet interface, a Turbo Coprocessor (TCOP), Viterbi Coprocessor (VCOP), and multi-channel DMA controller.Four extended cores that deliver up to 8000 DSP MMACS performance up to 500 MHz.
Each core has 4 arithmetic logic units (ALUs), internal memory, a write buffer, and two interrupt controllers.The MSC8126 is optimized for applications targeting high-bandwidth computing DSPs and wireless transcoding and packet telephony, as well as high-bandwidth base station applications.The MSC8126 provides enhanced performance while maintaining low power consumption, significantly reducing system cost.
The MSC8126 device is designed to provide an optimal solution for 3G wireless base stations to help eliminate many expensive and power-hungry ASICs and FPGAs in today's systems that require both symbol rate and chip rate assistance.In addition, the MSC8126 device allows customers to add next-generation functionality to efficiently utilize the available frequencies and bit rates in 3G systems.
Efficient application software development is key to Freescale's strategy to accelerate customers' time to market.Developers can take advantage of development tools and real-time operating systems (RTOS) from Freescale and third-party vendors.In addition, Freescale is working with third-party vendors to provide integrated system solutions, including GSM, CDMA, TDMA, and ITU G.7XX voice encoders, hybrid echo cancellation, fax, modems and xDSL software
peculiarity
--------------------------------------------------------------------------------
Four 400/500 MHz StarCore SC140 DSP core extensions
16 ALUs provide up to 6400/8000 MMACS on one chip
Performance is equivalent to a 1.6/2.0 GHz SC140 core
The industry's largest on-chip SRAM memory
1436 KB of internal SRAM
Efficient multi-level storage hierarchy
The foreign bus is configured to:
32-bit data system bus/64-bit Direct Station Interface (DSI).
64-bit data system bus/32-bit DSI.
Ethernet (MII/RMII) / 32-bit system bus/32-bit DSI.
Four independent time division multiplexing (TDM) interfaces
256 channels connected to T1/E1, MVIP, and H.110 interfaces
Up to 62.5 Mbps per TDM interface
Flexible memory controllers access a variety of external memories, including SDRAM chips, SRAM comparisons, SSRAMs, EPROMs, and Flash
Internal DMA controller that supports 16-time-multiplexed unidirectional channels, enabling data transfer and SC140 core M1 memory, M2 memory, and serial interface
Ethernet interfaces are designed to comply with IEEE® standards 802.3TM, 802.3uTM, 802.3xTM and 802.3acTM:
The internal memory can be accessed directly via the DMA controller
Supports 10/100 Mbps and 10 Mbps Media Independent Interface (MIIS), 10/100 Mbps Reduced Media Independent Interface (RMII), and 10/100 Mbps Serial Media Independent Interface (SMII)
Microchip 100-year electronic technology --- professionalsensorexpert