- The input voltage range is 2.95V to 5.5V
- Accurate current limiting minimizes inductor size
- 97% peak efficiency
- Frequency sync pin
- 32mΩ integrated FET switch
- Boot into a prebiased load
- Output voltage tracking
- Peak current mode control
- Adjustable soft-start with external capacitors
- Precision enable pin with hysteresis
- Integrated overvoltage protection, undervoltage lockout, power good, and thermal shutdown
- eTSSOP - 16 bare pad package
illustrate
The LM20133 is a full-featured synchronous buck regulator capable of delivering up to 3A of continuous output current. The current-mode control loop can be compensated and stabilized with almost any type of output capacitor. In most cases, compensation devices, which require only two external components, provide maximum flexibility and ease of use. Optimized operation from 2.95V to 5.5V input voltage range, making it suitable for a wide range of devices in low voltage systems.
The device features internal overvoltage protection (OVP) and overcurrent protection (OCP) circuitry to improve system reliability. A high-precision enable pin and integrated undervoltage lockout allow for tight control and sequencing of the device. Both a fixed internally and externally adjustable soft-start circuit start-up inrush current is limited. Possible with integrated power good circuit fault detection and power sequencing.
The switching frequency of the LM20133 can be synchronized to an external clock using the SYNC pin. The SYNC pin synchronizes the input signal range from 500 kHz to 1.5 MHz.
The LM20133 is working on a multi-rail power architecture design. The output voltage of the device can be configured to track a higher voltage rail, using SS/TRK pins. If the output prebias of the LM20133 is turned on, it does not sink current and pull the output low until the internal soft-start ramp exceeds the voltage feedback pin.
The LM20133 is available in a 16-pin eTSSOP package with exposed pads that can be soldered to the PCB, eliminating the need for bulky heat sinks.
apply
- The design is simple, and the load is regulated from a high efficiency angle from a 5V or 3.3V bus
- High performance DSP FPGAs, ASICs and microprocessors
- Broadband, network and optical communications infrastructure
|