cy8c21123 PSoC Mixed-Signal Arrays (PSoC Mixed-Signal Arrays)
peculiarity
-
Powerful Harvard-based processors
- The M8C processor is 24 MHz fast
- Low power consumption at high speed
- Operating voltage from 2.4V to 5.25V
- Operating voltage down to 1.0V Utilizes on-chip switch-mode pump (SMP)
- Industrial grade temperature range: -40°C to +85°C
-
Advanced peripherals (PSoC modules)
-
The 4 analog "E" modules offer:
- 2 Literature on comparators versus DACs
- Dual, 8:1 of an 8-bit ADC
-
The 4 digital PSoC modules provide:
- 8 - 32-bit timer, counter and PWM
- Convention on the Rights of the Child" and the Poverty Reduction Strategy
- Full-duplex UART, SPI(TM) master or slave station
- Can be connected to all GPIO pins
- Combine block-complex peripherals
-
Flexible on-chip memory
- 4 KB of flash program storage 50,000 erase/write cycles
- 256 bytes of SRAM data storage
- Serial Programming in the System (ISSP(TM))
- Partial flash updates
- Flexible protection modes
- EEPROM emulation in Flash
-
Complete development tools
- Free development software (PSoC(TM) design)
- Fully functional, in circuit emulator and programming
- Full-speed simulation
- Complex breakpoint structure
- 128 KB of trace memory
-
Precision programmable clock
- Internal ± 2.5% 24/48 MHz oscillator
- Internal oscillator, watchdog and dormancy
-
Programmable pin configuration
- All GPIOs on a 25 mA drive
- Pull-up, pull-down, high-resistance, hard, or open-drain drive modes, all GPIOs
- Up to 8 GPIO analog inputs
- Configurable interrupts for all GPIOs
-
Other system resources
- I2C™ main, driven and multi-host up to 400 kHz
- Watch dog and dormancy timer
- User-configurable low-voltage detection
- Integrated monitoring circuit
- On-chip precision voltage references
Feature overview
The PSoC™ series consists of an array of many mixed-signal on-chip controller devices. These devices are designed to replace one of several traditional MCU-based system components, low-cost single-chip programmable components. PSoC devices include configurable modules for analog and digital logic, as well as programmable interconnects. This structure allows users to create customized peripheral configurations to match the requirements of each application. In addition, a fast CPU, flash program memory, SRAM data memory, and configurable IO are included in a convenient pin range.
The PSoC architecture, as shown in the figure on the left, is composed of four main areas: core, system resources, digital systems, and analog systems. Combine all equipment resources into a complete customized global bus resource. Each PSoC device consists of 4 digital blocks. According to the PSoC package, two analog comparators and up to 16 general purpose IOs (GPIOs) are also included. GPIO provides access to global digital and analog interconnects.