cy8c21123PSoC Mixed-Signal Array (PSoC Mixed-Signal Array)
peculiarity
-
Strong Harvard architectureprocessor
- The M8C processor speed is 24 MHz
- Low power consumption at high speed
- 2.4V to 5.25V operationvoltage
- Operating Voltage Down to 1.0V Using On-Chip Switch-Mode Pump (SMP)
- Industrial temperature range: -40°C to +85°C
-
Advanced peripherals (PSoC modules)
-
4 analog "E" modules are available：
- 2Literature on comparators and DACs
- 8:1 of dual, 8-bit ADC
-
4 digital PSoC modules are provided：
- 8 - 32-bit timer, counter and PWM
- Convention on the Rights of the Child and poverty reduction strategiesmodule
- Full-duplex UART, SPI(TM) master or slave
- Can be connected to all GPIO pins
- Combine complex peripherals with blocks
-
Flexible on-chip memory
- 4 KB flash program stores 50,000 erase/write cycles
- 256 bytes of SRAM data storage
- In-System Serial Programming (ISSP(TM))
- Partial flash update
- Flexible protectionmode
- EEPROM in Flashemulation
-
Complete development tools
- Free development software (PSoC(TM) design)
- Fully functional in circuit simulator and programming
- Full-speed simulation
- Complex breakpoint structure
- 128 KB of trace memory
-
Precision programmable clock
- Internal ± 2.5% 24/48 MHz oscillator
- Internal oscillator, watchdog anddormancy
-
Programmable pin configuration
- 25 mA drive on allGPIO
- Pull-up, pull-down, high resistance, strong, or open-drain drive mode, allGPIO
- Up to 8 GPIO analog inputs
- All GPIO configurable interrupts
-
Other system resources
- I2C™ master, slave and multimaster to 400 kHz
- Watchdog and sleep timer
- User-configurable low voltage detection
- Integrated supervisory circuits
- On-chip precision voltage reference
Feature overview
By manyMixed-signal on-chip controllerequipmenttargetArray's PSoC™ series. These devices are designed to replace one of several traditional MCU-based system components, low-cost single-chip programmable components. PSoC devices include configurable blocks for analog and digital logic, as well as programmable interconnects. This structure allows users to create customized peripheral configurations to match the requirements of each application. In addition, a fast CPU, flash program memory, SRAM data memory and configurable IO are included in the convenient pin range.
The PSoC architecture, shown on the left, consists of four main areas: core, system resources, digital systems, and analog systems. Combine all device resources into a complete custom system configuration of global bus resources. Each PSoC device consists of 4 digital blocks. According to the PSoC package, two analog comparators and up to 16 general-purpose IOs (GPIOs) are also included. GPIO provides access to global digital and analog interconnections.